

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/701,557	11/06/2003	Hiroshi Yamamoto	8038-1049	9561	
466 , 75	6 . 7590 05/06/200S		EXAMINER		
- ·	JNG & THOMPSON			NGUYEN, HIEP	
745 SOUTH 23 2ND FLOOR	745 SOUTH 23RD STREET 2ND FLOOR		ART UNIT	PAPER NUMBER	
ARLINGTON, VA 22202			2816		
			DATE MAILED: 05/06/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

⊣ı	
SS	
unication.	
erits is	
	./
.121(d). 52.	
]
ge	
	-

	Application No.	Applicant(s)					
	10/701,557	YAMAMOTO, HIROSHI					
Office Action Summary	Examiner	Art Unit					
	Hiep Nguyen	2816					
The MAILING DATE of this communication app Period for Reply	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 16 Fe	1) Responsive to communication(s) filed on 16 February 2005.						
2a) ☐ This action is FINAL . 2b) ☐ This	action is non-final.						
	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ☐ Claim(s) 3-8 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 3-8 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or							
Application Papers							
· · · · · · · · · · · · · · · · · · ·	9) The specification is objected to by the Examiner.						
) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Example 11.		. ,					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
•							
Attachment(s)	<u>_</u>						
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		atent Application (PTO-152)					

Application/Control Number: 10/701,557

Art Unit: 2816

DETAILED ACTION

The amendment filed on 02-16-05 has been received and entered in the case. New ground of rejections necessitated by the amendment and new claims is set forth below.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Elassaad et al. (US 2004/0257207A1) in view of Porterfield (US Pat. 6,588,001) and Ozawa (US Pat. 4,626,712).

Regarding claim 3, figure 3 of Elassaad shows a semiconductor device comprising: a plurality of repeaters (Sopt), inserted in the transmission line to divide the signal transmission line into a plurality of divided signal lines. Figure 3 of Elassaad does not show that each repeater comprises two inverters and the first inverter is larger than the second inverter. However, it is old and well known to an artisan having skilled in the art that a buffer comprises two inverters and it can be used as repeater (see Porterfield, US Pat. 6,588,001; Fig. 2; col. 1, lines 55-67). Figure 2 of Porterfield does not show that the first inverter (220) is larger than the second inverter (215). Figure 6 of Ozawa shows a repeater circuit comprising two inverters where in, the first inverter (Q61, Q62) is larger than the second inverter (Q63, Q64) for providing a repeater that is not affected by the deviation of channel lengths caused by manufacturing process while the smaller inverter provides high speed (col. 5, lines 49-56). Therefore, it would have been obvious to an artisan having skills in the art to replace the repeater of Porterfield with the repeater taught by Ozawa for providing a repeater that is not affected by the deviation of channel lengths caused by manufacturing process while the smaller inverter provides high speed.

Application/Control Number: 10/701,557

Art Unit: 2816

Regarding claim 4, it is inherent that the divided signal lines, the distances between the repeaters are longer than the distance between two inverters that form the repeater.

Regarding claims 5 and 6, the combination of Elassaad, Porterfield and Ozawa shows a branch comprising another repeater (B, see attached paper) that includes a repeater, taught by Ozawa, including two inverters; the first inverter having a current driveability larger than a current driveability of said second inverter. The input signal applied to the first inverter (A) is a clock signal.

Regarding claim 7, figures 3 and 6 of Elassaad show that the signal line has wire capacitance (Cw). The wire capacitance causes wire delay that is at least 7 times that of the driver (paragraph [0112]). Thus, the signal line has a higher capacitance than an input capacitance of the repeater.

Regarding claim 8, figures 3 and 6 of Elassaad show a semiconductor device comprising: first and second functional blocks, not shown, connected via a signal transmission line; plurality of repeaters (A,B) in the transmission line that divide the signal transmission line into plural divided signal lines, each of the divided signal lines having a higher capacitance than an input capacitance of a respective one of said repeaters connected thereto (paragraph [0112]). Figure 3 of Elassaad does not show that each repeater comprises two inverters and the first inverter is larger than the second inverter. However, it is old and well known to an artisan having skilled in the art that a buffer comprises two inverters and it can be used as repeater (see Porterfield, US Pat. 6,588,001; Fig. 2; col. 1, lines 55-67). Figure 2 of Porterfield does not show that the first inverter (220) is larger than the second inverter (215). Figure 6 of Ozawa shows a repeater circuit comprising two inverters where in, the first inverter (Q61, Q62) is larger than the second inverter (Q63, Q64) for providing a repeater that is not affected by the deviation of channel lengths caused by manufacturing process while the smaller inverter provides high speed (col. 5, lines 49-56). Therefore, it would have been obvious to an artisan having skills in the art to replace the repeater of Porterfield with the repeater taught by Ozawa for providing a repeater that is not affected by the deviation of channel lengths caused by manufacturing process while the smaller inverter provides high speed.

Art Unit: 2816

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). Medlan

Hiep Nguyen

05-03-05

PRIMARY EXAMINER




Fig. 3




Fig. 4